What is claimed is:

- 1. A method of reducing the pattern effect in the 2. CMP process, comprising the steps of:
- (a) providing a semiconductor substrate having a patterned dielectric layer, a barrier layer over the patterned dielectric layer, and a conductive layer over the barrier layer;
- (b) performing a first CMP process to remove part of
 the conductive layer before the barrier layer
 is polished, thereby a step height of the
 conductive layer is reduced;
- 11 (c) depositing a layer of material substantially the
 12 same as the conductive layer over the
 13 conductive layer; and
- (d) performing a second CMP process to expose the patterned dielectric layer.
- 2. The method as claimed in claim 1, wherein the conductive layer comprises copper or copper alloy.
- 3. The method as claimed in claim 1, wherein the patterned dielectric layer comprises silicon dioxide,
- silicon nitride, phosphosilicate glass,
- 4 borophosphosilicate glass, or fluorosilicate glass.
- 1 4. The method as claimed in claim 1, wherein the 2 barrier layer comprises Ta, Ti, TaN, TiN, or WN.
- 5. The method as claimed in claim 2, wherein the deposition of copper or copper alloy is performed using electroplating, CVD, or PVD.

- 1 6. The method as claimed in claim 1, wherein the 2 top surface of the remaining conductive layer after 3 performing the first CMP process is higher than the
- barrier layer by more than 10Å.

barrier layer by from 100Å to 1000Å.

- 7. The method as claimed in claim 6, wherein the top surface of the remaining conductive layer after performing the first CMP process is higher than the
- 8. The method as claimed in claim 1, wherein the top surface of the remaining conductive layer after performing the first CMP process is approximately planar.
- 9. A method of eliminating dishing phenomena after a CMP process, comprising the steps of:
- providing a semiconductor substrate having a patterned dielectric layer, a barrier layer over the patterned dielectric layer, and a conductive layer over the barrier layer;
- performing a first CMP process to an end point of
 polishing to remove part of the conductive
 layer, wherein the dishing phenomena occur on
 the conductive layer;
- depositing a layer of material substantially the
 same as the conductive layer over the
 conductive layer; and
- performing a second CMP process to expose the patterned dielectric layer.

- 1 10. The method as claimed in claim 9, wherein the conductive layer comprises copper or copper alloy.
- 1 11. The method as claimed in claim 9, wherein the
- 2 dielectric layer comprises silicon dioxide, silicon
- nitride, phosphosilicate glass, borophosphosilicate
- 4 glass, or fluorosilicate glass.
- 1 12. The method as claimed in claim 9, wherein the
- barrier layer comprises Ta, Ti, TaN, TiN, or WN.
- 1 13. The method as claimed in claim 10, wherein the
- 2 deposition of copper or copper alloy is performed using
- 3 electroplating, CVD, or PVD.
- 1 14. The method as claimed in claim 9, wherein the
- 2 top surface of the layer deposited in the step of
- depositing a layer of material substantially the same as
- the conductive layer over the conductive layer is higher
- 5 than the barrier layer.
- 1 15. A CMP rework method, comprising the steps of:
- 2 providing a semiconductor substrate which is
- reported by a CMP machine as an abnormally
- polished wafer at a predetermined CMP end point
- and has a patterned dielectric layer, a barrier
- layer over the patterned dielectric layer, and
- a conductive layer over the barrier layer;
- depositing a layer of material substantially the
- same as the conductive layer over the
- conductive layer; and

- performing a CMP process to expose the patterned dielectric layer.
- 1 16. The method as claimed in claim 15, wherein the conductive layer comprises copper or copper alloy.
- 17. The method as claimed in claim 15, wherein the
- 2 dielectric layer comprises silicon dioxide, silicon
- nitride, phosphosilicate glass, borophosphosilicate
- glass, or fluorosilicate glass.
- 1 18. The method as claimed in claim 15, wherein the
- barrier layer comprises Ta, Ti, TaN, TiN, or WN.
- 1 19. The method as claimed in claim 16, wherein the
- 2 deposition of copper or copper alloy is performed using
- electroplating, CVD, or PVD.
- 1 20. The method as claimed in claim 15, wherein the
- 2 top surface of the layer deposited in the step of
- depositing a layer of material substantially the same as
- 4 the conductive layer over the conductive layer is higher
- 5 than the barrier layer.